Abstract: Aging is an important concern in long term reliability of semiconductor devices. In this regard, Bias Temperature Instability (BTI) is considered the major aging mechanism in nanometer regime, particularly in FinFET devices. Therefore, a well understanding of BTI mechanism in FinFET technology is of high interest. In this paper, a three-dimensional TCAD analysis about the impact of negative BTI (NBTI) FinFET technology is presented. In addition, a new NBTI degradation model is proposed for FinFET devices that can be incorporated in Spice which allow to consider aging of a circuit in a design phase. The three-dimensional TCAD analysis is performed using Synopsys Sentaurus tool. Results from the proposed model agree with Sentaurus degradation results.
Introduction
For the last decades, CMOS technology has been sustained with aggressive downscaling that severely impacts the reliability of devices. These trends are a consequence of advancements in the fabrication technology, introduction on novel materials and evolution of the interconnection and transistor designs. Modeling reliability of the semiconductors and the effects that degrade devices play a main role for the different foundries and integrated devices manufacturers.
Aging is an important concern in long term reliability of semiconductor devices and reduces their lifespan. Bias Temperature Instability (BTI), Hot Carriers Injection (HCI), Time-Dependent Dielectric Breakdown (TDDB) and Electromigration (EM) [1] are aging factors that reduce device's longevity. The key reliability phenomenon in this regard is Bias Temperature Instability [2] . BTI is a reliability failure mechanism which affects the performance of MOS transistors by increasing their threshold voltage V th when a gate stress voltage is applied. BTI is accelerated when the stressed device is in a high temperature environment. Basically, this phenomenon is originated due to the accumulation of charges in the gate dielectric. A big part of those charges leave the dielectric once the stress tension is removed. However, there is a permanent component on BTI degradation that leads to a progressive decay on transistor features. As time goes by, the permanent component of BTI degradation increases and reduces transistor performance leading to malfunction. BTI effect is an important concern in reliability that takes even more prominence in the latest nodes, particularly in multi-gate devices such as FinFET transistor. There are two types of BTI, negative BTI (NBTI) and positive BTI (PBTI). NBTI is when the gate is biased negatively with respect to bulk and PBTI is when the gate is biased positively with respect to bulk. For FinFET devices, NBTI results much more important than PBTI [3] and than other aging mechanisms. The set of effects caused by BTI degradation translates to a higher delay in logic gates that can cause a system error which may be catastrophic in critical applications such as biomedical, automotive and military.
There are several approaches for modeling BTI degradation, which try to express the degradation in physically and others empirically. The main four approaches are the following: a) The fitted power law model is an empirical way to describe the degradation behavior as a mathematic function [4, 5] . b) The Reaction-Diffusion model considers that the hydrogen at the interface generates traps due to a chemical reaction [2, 6] . c) The Atomistic Trap-based model, also known as Trapping-Detrapping, state that individual traps in the dielectric are considered with some probability of trapping carriers [7, 8] . d) The Two-Stage model for Negative Bias Temperature instability is based upon the properties of the most commonly observed defect in amorphous oxides, the dangling bonds in the insulators [9, 10, 11].
For new device architectures such as the FinFET, it is necessary to perform TCAD analysis that allow further understanding of NBTI mechanism to be able to predict the behavior of this degradation phenomenon in the design of circuitry. In this regard, this work provides TCAD analysis and modeling of NBTI effect in FinFET transistors. A new NBTI degradation model is proposed for FinFET devices that can be incorporated in SPICE which allow to consider aging of a circuit in a design phase. The three-dimensional TCAD analysis is performed using Synopsys Sentaurus tool. The results obtained with the proposed model agree with Sentaurus results.
The rest of the paper is organized as follows. Section 2 gives the TCAD FinFET simulation setup. Section 3 gives the proposed NBTI model for FinFET devices. Section 4 describes the model parameters extraction. Section 5 presents the NBTI model validation. Finally, Section 6 outlines the main conclusions of this work.
BTI and 14 nm FinFET characteristics

FinFET BTI reliability
Despite all the advantages of FinFET technology, its novel geometrical structure raises new reliability concerns. Multi-gate devices with standard orientation are more susceptible to BTI than planar devices due to the higher availability of Si-H bonds at the (110) oriented fin sidewalls [12] . (110) Oriented sidewall improves mobility and lead to better performance but it can also affect the interface quality [13] . The electron concentration variates near interface due to quantum confinement effects in the channel and this have an effect on BTI since this phenomenon is closely related to the gate and interface conditions. Also, the equivalent oxide thickness (EOT) is used in high-k dielectric devices to measure what the gate dielectric thickness would be using silicon dioxide (SiO2), this impact BTI. There are two types of BTI: negative BTI or NBTI that is when the gate is biased negatively with respect to bulk affecting PMOS transistors and positive BTI or PBTI that is when the gate is biased positively with respect to bulk affecting NMOS transistors. In FinFET technology, NBTI is more important than PBTI [3] .
TCAD FinFET simulation setup
The impact of NBTI effect on FinFET devices has been simulated using Synopsys Sentaurus TCAD version M-2016.12-SP1. Sentaurus is accurate tool that has been used to investigate reliability in FinFET and planar devices [14] . The 3-D bulk FinFET structure (See Fig. 1 ) has been constructed with Sentaurus Process (sprocess). FinFET parameters used in sprocess are shown in Table I . These parameters are based on a 14 nm Bulk FinFET technology [15] . The Sentaurus Device tool has been used to simulate the transient NBTI degradation of FinFET devices. The Two-stage model [9, 10] is used for NBTI degradation. The transient simulation is divided in three phases: pre-stress, stress and relaxation. There is a change in exponent n value when state-two (quick recovery) evolves into a state-four (poorly recoverable defects). Fig. 2 is key for understanding the modeling strategy as the exponent n which gives the rate of degradation evolution has a different behavior depending on temperature and time. Degradation up to 1 Â 10 8 seconds is shown.
For modeling purposes, Fig. 3 shows simulation results for T ¼ 300°K. Observe that the initial exponent n 1 value follows the simulation curve until certain time t 1 . The exponent evolves until time t 2 where another exponent n 2 fits NBTI behavior. The second exponential function needs an added factor b to be at the same level that the simulation data. Between t 1 and t 2 , n and b change in a way that the function continue following the simulation data. The idea of variating degradation slope is not new. An example of this is the GAA (Gate-All-Around) device analysis presented by R. Huang et al. [4] where the tested device has different degradation slopes over time. Hamdioui et al. [17] tested degradation in a commercial 90 nm planar transistor and from their simulations, they concluded that their analysis is consistent with [18] but at longer stress time their analysis predicted less degradation due to lower time exponent for H2 diffusion. The presented model has sub-processes that have distinct activation requirement, that causes time exponent variation for shorter and longer stress time.
The proposed model (in this work) for DC stress is an empirical approximation of Sentaurus simulation behavior. It is a modification of the standard power law in the form of A Á t n [4] that takes account of a constant stress signal. The proposed model is given by
where A T is the temperature multiplicative contribution on degradation, b is a fitting factor which depends on temperature and time. The exponent n is also a function of time and temperature. The OFFSET is to ensure degradation equals zero for t ¼ 1 Â 10 À3 s because it is the reference time for ÁV th measurement through
On-The-Fly method. OFFSET is defined by OFFSET ¼ ð1 Â 10 À3 Þ n . And A is a multiplicative factor that follows the next form:
where A T takes account for multiplicative effect of temperature on degradation.
A bias is the contribution of stress voltage on degradation, A EOT is the contribution of Equivalent Oxide Thickness on degradation, A TFIN is the contribution of fin thickness on degradation and A slope is the contribution of fin slope on degradation. Being able to determine the effect of those parameters variability can allow gate-sizing optimization in critical logic paths to make them more resilient to NBTI degradation.
NBTI AC stress approach
In circuit operation, the AC waveform stress is more realistic to model real circuit operation because circuits does not have a constant stress through their functioning [19] . An average degradation can be obtained for a given Duty Ratio (DR) from a constant stress model [20] . Universal relaxation model is given by S. Ramey 
where B is the scaling factor and β is the dispersive shape factor. According to [21] and [19] , ¼ 0:25 and B ¼ 1:5. The resulting graphic is shown in Fig. 4 .
General form of the model
The general form of the NBTI degradation model on FinFET devices for a given Duty Ratio can be obtained multiplying AC degradation function given by Eq. (3) with the NBTI DC degradation given by Eq. 1. The final form of the model is as follows
This model considers the Temperature (T), Stress bias (v), Duty Ratio (DR), Equivalent Oxide Thickness (EOT ), Fin Thickness (TFIN ) and Fin slope (Fin slope ) variables when estimating overall NBTI degradation.
Model parameters extraction
This section provides the proposed parameter extraction for the proposed model (4) from Sentaurus simulations. The parameters which variation showed considerable effect on NBTI degradation are the Temperature (T), Stress bias (v), Equivalent Oxide Thickness (EOT), Fin Thickness (TFIN) and Fin slope (Fin slope ). Fig. 5a shows the n behavior as function of degradation time for T ¼ 300°K. It can be seen that, basically, n changes in a logarithmic rate in the interval of t 1 to t 2 from the value of n 1 to n 2 .
Temperature effect parameters 4.1.1 Degradation exponent (n)
Hence, the power law exponent n can takes the following values:
The initial (n 1 ) and end value (n 2 ) of the exponent n as function of temperature can be described as polynomials. The initial and final time (t 1 and t 2 ) depend also on temperature and behave an exponential form (see Appendix). Fig. 5b shows the b variation as function of degradation time for T ¼ 300°K. Basically, b changes in a power law rate in the interval of t 1 to t 2 from the value of The fitting factor b is a function of temperature and time. This can takes the following values:
Fitting adding factor (b)
where b 2 can has a polynomial form as function of T.
1 Þ, where n b depends upon temperature.
for 0 < t < t 1 , b ¼ 0.
A T factor
This factor depends just on temperature and remains through all the simulation time. Fig. 6 shows the behavior of A T as function of temperature. The value A T can be expressed in polynomial form (see Appendix). 
A bias : Gate bias effect on degradation
where m T is the slope as function of temperature (see Appendix). Fig. 7b shows the effect of EOT on degradation for T ¼ 300, 350 and 400°K. The degradation changes in a different rate depending on the simulation temperature.
A EOT : EOT effect on degradation
The slope increase at a higher temperature. The equation to determine A EOT is given by a linear function. That guarantees the function to be equal 1 at the reference EOT ¼ 0:9013.
where m EOT is the slope as function of temperature (see Appendix).
A TFIN : Fin thickness (TFIN) effect on degradation
TFIN is a parameter that has an important effect on NBTI degradation. Fig. 7c shows the effect of TFIN on degradation for T ¼ 300, 350 and 400°K. ÁV th is normalized at the nominal conditions of the device. It can be observed it follows a quadratic relation between TFIN value and degradation for different temperatures. Then, A TFIN can be has the form
a TFIN , b TFIN and c TFIN are parameters that also can had quadratic form and their values depend on temperature (see Appendix). where m finslope is the slope as function of temperature (see Appendix).
NBTI model validation
This section presents the results of NBTI degradation model proposed considering variation in temperature, stress biasing, EOT, TFIN, fin slope and duty rate. Model results when variating several parameters at the same time in the device are illustrated in Fig. 10. Fig. 10a shows that simulation at T ¼ 300°K overpassed the one of T ¼ 350°K because it has higher stress voltage (by 0.1 V) and smaller TFIN (by 4 nm). Fig. 10b shows that obtained results with v ¼ 0:9 V and T ¼ 300 has higher ÁV th than the results at v ¼ 0:6 and T ¼ 400 due to the fact that stress voltage importance is bigger in this case. Finally, Fig. 10c shows variations in fin thickness and temperature. It can be observed that devices with thinner fins have more degradation than others degraded at higher temperature but with thicker fins. All presented results in Fig. 9 and 10 agree with the Sentaurus results. 
